1. Introduction {#sec1-nanomaterials-10-00617}
===============

Metal oxide semiconductors have recently emerged as extremely sought-after materials for thin-film transistor (TFT) applications \[[@B1-nanomaterials-10-00617],[@B2-nanomaterials-10-00617],[@B3-nanomaterials-10-00617],[@B4-nanomaterials-10-00617],[@B5-nanomaterials-10-00617],[@B6-nanomaterials-10-00617]\]. Over the past decade, the mobility (*μ*) of TFTs employing these semiconductors, such as InGaZnO, has greatly increased, and is comparable to that of polysilicon-based devices \[[@B7-nanomaterials-10-00617]\]. These metal oxide semiconductors also possess promise for various optoelectronic applications, including photodetectors and solar cells \[[@B8-nanomaterials-10-00617],[@B9-nanomaterials-10-00617],[@B10-nanomaterials-10-00617],[@B11-nanomaterials-10-00617]\]. Inspired by the achievement of metal oxide films, another category of these materials, called InSnZnO (ITZO), was studied by our group in 2012 \[[@B12-nanomaterials-10-00617]\]. From the perspective of potential applications in flat panel displays (FPDs), the ITZO TFTs have been gifted with desirable electrical properties, especially the high *μ* of \>30 cm^2^V^−1^s^−1^, which originates from the 5 *s* orbital overlaps of In and Sn atoms \[[@B13-nanomaterials-10-00617]\].

Besides the tremendous developments of metal oxide semiconductors and TFT structures, an intensive understanding of the charge-carrier transport processes is beneficial to further improving the TFT characteristics. In addition, the systematic carrier motion model extending to the internal active layer, which is the core of operating TFT devices, still needs to be studied. Adjusting the metal oxide thickness is an intuitive and effective parameter of the model to investigate the charge transport processes in the bulk of the active layer with \[[@B14-nanomaterials-10-00617],[@B15-nanomaterials-10-00617],[@B16-nanomaterials-10-00617]\], while leaving the condition of the adjacent interfaces almost unchanged. Apart from the design and fabrication of TFT architectures, the measurement approach is also a crucial step to set up the fundamental physical framework \[[@B17-nanomaterials-10-00617]\]. In addition, in terms of TFT devices, the long-term stabilities are critical to drive TFT-contained integrated circuits in FPDs \[[@B18-nanomaterials-10-00617],[@B19-nanomaterials-10-00617]\]. Moreover, the drain current stress is a common working procedure in current-biased TFTs \[[@B20-nanomaterials-10-00617]\].

In this regard, here the typical TFT device structure is considered to verify the universality of the overall framework. On the basis of the device's architecture, channel layers with different thicknesses (*T*~ITZO~) are then designed. To evaluate the device's stability, the measurement conditions and working environment are taken into consideration. More importantly, to understand the carrier transport mechanism in the devices, both the channel layer thickness and drain current stress (DCS) should be fully considered.

2. Experimental {#sec2-nanomaterials-10-00617}
===============

[Figure 1](#nanomaterials-10-00617-f001){ref-type="fig"} displays the device architecture and fabrication procedure of ITZO-based TFT, which refers to our previous publication \[[@B21-nanomaterials-10-00617]\]. The chromium gate electrode was prepared on the glass substrate, and the SiO*~x~* gate insulator with a thickness of 150 nm was formed by plasma-enhanced chemical vapor deposition (PECVD). For the active layers, ITZO films with the thicknesses of 45, 75, and 100 nm were prepared by DC magnetron sputtering with a mixed gas of Ar/O~2~ = 15/15 sccm at a deposition pressure of 1 Pa. Then, a 200 nm thick SiO*~x~* etch-stopper was deposited by PECVD, and indium-tin-oxide source and drain electrodes were formed. Finally, a SiO~x~ passivation layer was fabricated by PECVD. After the fabrication of devices with channel widths of 50 μm and lengths of 20 μm, the TFTs were post-treated in a nitrogen atmosphere at 350 °C for 1 h. All the current--voltage (I--V) results were evaluated by an Agilent 4156C precision semiconductor parameter analyzer in air.

3. Results and Discussion {#sec3-nanomaterials-10-00617}
=========================

The transfer curves of TFT devices with different *T*~ITZO~ were evaluated at a drain voltage (*V*~DS~) of 0.1 and 20.1 V, as shown in [Figure 2](#nanomaterials-10-00617-f002){ref-type="fig"}. The linear (*μ*~lin~) and saturated (*μ*~sat~) mobilities were estimated on the basis of previous literature \[[@B21-nanomaterials-10-00617]\]. The turn-on voltage (*V*~ON~) was extracted from the gate voltage (*V*~GS~) at a drain current (*I*~DS~) of 1 nA. The hysteresis (Δ*V*~H~) was calculated from the *V*~ON~ difference value between the forward and reverse scans of the transfer curves. The subthreshold swing (SS) was defined to be d*V*~GS~/dlog~10~(*I*~DS~). The respective parameters were extracted from the forward sweep, as tabulated in [Table 1](#nanomaterials-10-00617-t001){ref-type="table"}.

For the device with a 45 nm *T*~ITZO~, a *μ*~lin~ of 28.76 cm^2^V^−1^s^−1^, *μ*~sat~ of 35.23 cm^2^V^−1^s^−1^, *V*~ON~ of 1.19 V, Δ*V*~H~ of 0.22 V, and SS of 169 mV/dec. were calculated. The observed results indicate that ITZO-based TFTs exhibit outstanding electrical characteristics which are generally superior to the results of IGZO-based TFT devices \[[@B22-nanomaterials-10-00617]\]. The *μ*~lin~ gradually rose to 33.27 and 46.36 cm^2^∙V^−1^∙s^−1^ when the *T*~ITZO~ thickened to 75 and 100 nm, respectively. For the mobility extracted from the saturation region, the *μ*~sat~ significantly increased to 46.90 cm^2^∙V^−1^∙s^−1^ for the 75 nm *T*~ITZO~ device, and sharply soared to 130.10 cm^2^∙V^−1^∙s^−1^ as the *T*~ITZO~ further thickened to 100 nm. It was found that the *I*~DS~ values significantly increased with the increase in *T*~ITZO~. In general, the increase in the *μ* and *I*~DS~ of the thicker channel TFT was attributed to the increase in carrier concentration and decrease in the density of subgap states, which were based on the percolation conduction and multiple trapping and release model \[[@B23-nanomaterials-10-00617],[@B24-nanomaterials-10-00617]\]. Combined with the transfer curves observed from the 100 nm *T*~ITZO~ TFT measured with a *V*~DS~ of 20.1 V and *V*~GS~ of \~20 V, we can conclude that the calculated *μ*~sat~ hardly represents the intrinsic properties of the ITZO material. In the sections of DCS-induced instabilities, for the devices with thicker *T*~ITZO~ TFT and measurement modes with a high *V*~DS~ and *V*~GS~ bias, this conclusion of the sudden increase in the *μ*~sat~ was further confirmed. In addition, the *V*~ON~ slightly shifted to 0.43 and −0.33 V as the *T*~ITZO~ gradually thickened to 75 and 100 nm, respectively. Because the free carrier content in the bulk is directly proportional to the thickness of samples \[[@B25-nanomaterials-10-00617]\], the *V*~ON~ changed in the negative *V*~GS~ direction with the increase in the *T*~ITZO~. The negligible clockwise hysteresis was observed for the devices with a *T*~ITZO~ of 45 and 75 nm. As the *T*~ITZO~ was enlarged to 100 nm, an abnormal anticlockwise hysteresis of −6.38 V was obtained. In other words, the *V*~GS~ was swept forward from −10 to 20 V with 20.1 V *V*~DS~.

On the basis of the previous publication \[[@B26-nanomaterials-10-00617]\], high-μ TFTs experiencing drain current stress may induce the floating body effect that impacts ionization, producing electron-hole pairs in the drain side. The generated holes drift to the ITZO/etch-stopper interface due to the longitudinal electric field and flow to the source region due to the transverse electric field. Furthermore, for the TFTs with a thick *T*~ITZO~, superfluous holes are trapped in the source area of the back-channel interface, naturally causing the transfer curve's negative shift. Therefore, in terms of 100-nm-thick ITZO TFTs, a tremendous shift in the negative *V*~GS~ direction was observed in the transfer properties, leading to the great hysteresis. Interestingly, the SS values manifest the gradient descent as 130 and 88 mV/dec. as the *T*~ITZO~ increases to 75 and 100 nm, respectively. This behavior is due to the fact that the densities of interface traps at the ITZO/etch-stopper area are lessened as the *T*~ITZO~ increases \[[@B27-nanomaterials-10-00617]\]. It is commonly known that the SS is the direct parameter by which to evaluate the integration of trap state densities in the ITZO film and corresponding interfaces \[[@B28-nanomaterials-10-00617]\]. The results further imply that the interface quality is directly related to the device properties.

[Figure 3](#nanomaterials-10-00617-f003){ref-type="fig"} plots the typical output curves of ITZO TFTs with various *T*~ITZO~. The *V*~GS~ was altered from 5 to 20 V in increments of 5 V. All devices exhibited standard n-type field-effect transistor behavior. When the TFTs were switched on, the output properties presented enhancement-mode operation with a clear pinch-off phenomenon regardless of the *T*~ITZO~. For the devices based on 45 and 75 nm *T*~ITZO~, the current saturation response was evidently observed. The saturation current under the identical *V*~GS~ and *V*~DS~ biases gradually increased with the *T*~ITZO~. For 100 nm *T*~ITZO~ TFT, a similar current saturation response was also obtained when the *V*~GS~ was controlled below 15 V. However, the output characteristics expressed a current increase under high drain and source voltages of 20 V. This phenomenon can be explained by the kink effect that impacts ionization-induced hole flow towards the source side. Moreover, electrons were injected into the channel from the source side and collected at the drain region. The extra drain current accelerated the impact ionization probability. Consequently, this effect led to a sharp rise in the output characteristics, which was in agreement with the results for the transfer characteristics.

To comprehend the influence of measurement temperatures on the DCS-induced instability of ITZO TFTs with various *T*~ITZO~, the test platform temperatures were set to 25, 50, 75, and 100 °C, and the DCS of *V*~GS~ = *V*~DS~ = 10 V was fixed for 10^4^ s. To avoid the abnormal transfer curve shift occurring, a *V*~DS~ of 10.1 V was chosen. The variations in the transfer properties of ITZO TFTs with different *T*~ITZO~ were studied under DCS at various test temperatures ([Figure 4](#nanomaterials-10-00617-f004){ref-type="fig"}). Correspondingly, the changes in *V*~ON~ (Δ*V*~ON~) accompanied by DCS time under various test temperatures are shown in [Figure 5](#nanomaterials-10-00617-f005){ref-type="fig"}. It is noted that the current fluctuations in the OFF-current region are observed in some I-V curves. This phenomenon may be due to the poor shielding effect of the test platform during the measurement process. Even so, a current level of below 10^−13^ A had no effect on the DCS evaluation. For the devices measured at room temperature, all of the transfer curves exhibited stable behaviors even throughout a long-term duration, suggesting that a high quality GI layer has been fabricated, and the electrons were seldom captured at the ITZO/GI interface. As the test temperature was raised to 50 °C, the electrical properties of 45 and 75 nm *T*~ITZO~ TFTs still presented a steady state. However, in terms of the device with a thick *T*~ITZO~ of 100 nm, a parallel shift in the transfer characteristics with a Δ*V*~ON~ of −1.60 V was observed after the DCS duration. The results indicate that a high temperature promotes thermal movement of the electron, contributing to the occurrence probability of impact ionization. As the temperature was further adjusted to 75 °C, the transfer curves of the TFT with 45 nm *T*~ITZO~ shifted by 1.02 V towards a positive *V*~GS~ direction with unchanged SS during the 10^4^ s stress time, demonstrating that the generated electrons induced by thermal activation were trapped at the front interface. It was noted that the device with a 75 nm *T*~ITZO~ still maintained excellent electrical stability. In the case of the 100 nm *T*~ITZO~ device, the motion behavior was enlarged and the Δ*V*~ON~ was aggravated to −1.85 V. When the platform temperature was increased to a harsh condition of 100 °C, the transfer curves of the TFT with a 45 nm *T*~ITZO~ continually changed by 1.40 V after the DCS duration. In contrast, for the *T*~ITZO~ thicknesses of 75 and 100 nm, the transfer characteristics showed parallel movement in a negative way and the Δ*V*~ON~ values were respectively exacerbated to −1.27 and −3.18 V over the whole DCS time. These results state that temperature plays a key role in exciting electron movement, thereby concretizing and enlarging electron-related effects.

To further study DCS-caused instability of the ITZO TFTs with various *T*~ITZO~, the *I*~DS~ values of 10, 60, 120, and 180 μA adjusted by the gate and drain voltages (*V*~GS~ = *V*~DS~) were applied at 50 °C up to the stress duration of 10^4^ s. It should be noted that these *I*~DS~ values are much higher than those applied in conventional active-matrix organic light-emitting diodes displays (\~2 μA) \[[@B29-nanomaterials-10-00617]\]. [Figure 6](#nanomaterials-10-00617-f006){ref-type="fig"} displays the corresponding variation in the transfer curves of the devices. Note that the transfer characteristics of all TFTs under various *I*~DS~ stresses exhibit a parallel shift without SS degradation. The corresponding Δ*V*~ON~ fluctuations are plotted in [Figure 7](#nanomaterials-10-00617-f007){ref-type="fig"}. All devices exhibit acceptable reliability under 10 μA DCS irrespective of the *T*~ITZO~, implying that few electron trapping sites exist in the ITZO bulk and at the ITZO/GI interface. Interestingly, with the increase in the *I*~DS~ stress, a Δ*V*~ON~ with a significant *T*~ITZO~ dependence was observed. For the 45 nm *T*~ITZO~ TFT, the *V*~ON~ positively shifted with the increase in the *I*~DS~ stress. The positive shift behavior was enlarged by increasing the stress duration. For the 180 μA *I*~DS~ stress, the transfer curves parallel shifted by 1.21 V towards the positive *V*~GS~ direction under the stress duration of 3000 s. In the subsequent stress time, the Δ*V*~ON~ shift was saturated in a short stress time, and then slightly moved back to 1.10 V. In contrast, when the thickness increased to 75 and 100 nm, the transfer curves completely changed in the negative *V*~GS~ direction irrespective of the *I*~DS~ stress. Under the 180 μA *I*~DS~ stress, the Δ*V*~ON~ of the TFTs with *T*~ITZO~ of 75 and 100 nm decreased by −2.98 and −3.50 V, respectively. The results demonstrate that, under identical *I*~DS~ stress, the negative *V*~ON~ shift is accelerated with the increase in *T*~ITZO~.

Generally, the positive *V*~ON~ shift was due to electron trapping at the front-channel interface, while the *V*~ON~ shift to the negative *V*~GS~ direction was due to hole trapping at the active layer/etch-stopper interface under the *I*~DS~ stress. For the 45 nm *T*~ITZO~ device under low *I*~DS~ (\< 180 μA) stress (*V*~DS~ = *V*~GS~), electrons drifted to the gate insulator/ITZO region. Simultaneously, electron trapping occurred immediately at the gate insulator/ITZO interface, as illustrated in the corresponding schematic diagram ([Figure 8](#nanomaterials-10-00617-f008){ref-type="fig"}a).

As the *I*~DS~ stress increases, the electron trapping probability is enhanced. When the *I*~DS~ increases to 180 μA, electron trapping is the main origin of the positive *V*~ON~ shift within the stress duration of 1000 s. Consequently, a saturated trapping behavior is then observed. When the stress time exceeds 3000 s, hole trapping seems to become a major reason for the slightly negative *V*~ON~ shift. It can be explained by the impact ionization phenomenon \[[@B21-nanomaterials-10-00617]\], which induces the generation of an electron-hole pair. Consequently, the excited charges are trapped at the front- and back-channel interfaces. However, the electron trapping seems to become saturated at the gate insulator/ITZO region. Therefore, the extra electrons are drained from the drain electrode. The holes generated near the drain side migrate to the source region along the back-channel interface and accumulate near the source region. As a result, the *V*~ON~ shifts from a positive to negative *V*~GS~ direction. When the *T*~ITZO~ increases to 75 nm and more, a clear negative *V*~ON~ shift is observed under various *I*~DS~ stresses, demonstrating that hole trapping at the ITZO/etch-stopper interface is the main cause of the negative *V*~ON~ shift. With the increase in the *T*~ITZO~, the negative *V*~ON~ shift is accelerated under the identical *I*~DS~ stress. The results demonstrate that, for the thicker *T*~ITZO~ TFTs, electrons injected from the source will experience a longer duration prior to reaching the gate insulator/ITZO interface under the vertical electric field. Simultaneously, electrons are subjected to a driving force from the lateral electric field. It is noted that the identical *I*~DS~ bias is controlled with different *V*~GS~ = *V*~DS~ values for various *T*~ITZO~ TFTs. Therefore, the probability of electron-induced impact ionization is greatly increased with sufficient space and time, contributing to more excited carriers ([Figure 8](#nanomaterials-10-00617-f008){ref-type="fig"}b). It is noted that the forward and reverse transfer curves were compared after DCS, and the similar transfer curves were obtained without SS degradation. Therefore, the results suggest that the observed phenomenon is hard to attribute to the increase in the donor-like states near the source side of the TFTs.

On the basis of the above-mentioned discussions, the obtained results suggest that, in the high-μ devices, the DCS-induced impact ionization is dependent on the generation of electron-hole pairs, which is closely proportional to the channel layer thickness, test temperature, applied electric field, and drain current density. In other words, the structural design of the devices and the control of test conditions should be well considered to promote the stability performance of the devices.

4. Conclusions {#sec4-nanomaterials-10-00617}
==============

In summary, the ITZO TFTs with various *T*~ITZO~ were fabricated and the DCS-induced instabilities under different test temperatures and *I*~DS~ values were investigated. All the TFT devices possessed excellent electrical properties irrespective of the *T*~ITZO~, including a high μ~sat~ of \>35 cm^2^V^−1^s^−1^ and steep SS. For 100 nm *T*~ITZO~ devices evaluated at high *V*~GS~ and *V*~DS~ values, the transfer and output characteristics exhibited an abnormal rise in current. This phenomenon can be ascribed to the floating body effect that impacts ionization occurring near the drain region. More importantly, with the variation in the *T*~ITZO~, the synergistic effects of temperature and *I*~DS~ value on DCS-induced instability were well understood. The results further demonstrate that the abnormal negative shift behavior in TFT devices with the *T*~ITZO~ of greater than 75 nm is gradually enlarged with the increase in temperature and *I*~DS~ values. This study provides a method with which to comprehend the DCS-originating degradations for high-performance ITZO-based TFT devices.
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![Device architecture and preparation process of the ITZO TFT.](nanomaterials-10-00617-g001){#nanomaterials-10-00617-f001}

![Transfer characteristics of TFT devices with different *T*~ITZO~ of (**a**) 45, (**b**) 75, and (**c**) 100 nm evaluated at a *V*~DS~ of 0.1 and 20.1 V.](nanomaterials-10-00617-g002){#nanomaterials-10-00617-f002}

![Output characteristics of TFT devices with various *T*~ITZO~ of (**a**) 45, (**b**) 75, and (**c**) 100 nm.](nanomaterials-10-00617-g003){#nanomaterials-10-00617-f003}

![Evolution of transfer characteristics as a function of DCS (*V*~GS~ = *V*~DS~ = 10 V) duration for 10^4^ s for the devices with a *T*~ITZO~ of 45 nm measured at test temperatures of (**a**) 25, (**b**) 50, (**c**) 75, and (**d**) 100 °C; with a *T*~ITZO~ of 75 nm measured at test temperatures of (**e**) 25, (**f**) 50, (**g**) 75, and (**h**) 100 °C; and with a *T*~ITZO~ of 100 nm measured at test temperatures of (i) 25, (**j**) 50, (**k**) 75, and (**l**) 100 °C.](nanomaterials-10-00617-g004){#nanomaterials-10-00617-f004}

![Variation in the Δ*V*~ON~ with DCS duration for the TFT devices measured at test temperatures of (**a**) RT, (**b**) 50, (**c**) 75, and (**d**) 100 °C.](nanomaterials-10-00617-g005){#nanomaterials-10-00617-f005}

![Evolution of transfer characteristics as a function of 10^4^ s DCS duration with the test temperature of 50 °C for the devices with a *T*~ITZO~ of 45 nm under *I*~DS~ stresses of (**a**) 10, (**b**) 60, (**c**) 120, and (**d**) 180 μA; with a *T*~ITZO~ of 75 nm under *I*~DS~ stresses of (**e**) 10, (**f**) 60, (**g**) 120, and (**h**) 180 μA; and with a *T*~ITZO~ of 100 nm under *I*~DS~ stresses of (**i**) 10, (**j**) 60, (**k**) 120, and (**l**) 180 μA.](nanomaterials-10-00617-g006){#nanomaterials-10-00617-f006}

![Variation in the Δ*V*~ON~ with DCS duration for the TFT devices measured at *I*~DS~ stresses of (**a**) 10, (**b**) 60, (**c**) 120, and (**d**) 180 μA.](nanomaterials-10-00617-g007){#nanomaterials-10-00617-f007}

![The schematic diagram of impact ionization mechanism of DCS-originated instability in the devices with a *T*~ITZO~ of (**a**) 45 and (**b**) 75 and 100 nm.](nanomaterials-10-00617-g008){#nanomaterials-10-00617-f008}

nanomaterials-10-00617-t001_Table 1

###### 

The electrical parameters of a-ITZO TFTs with various *T*~ITZO~ extracted from the forward sweep.

  Thickness (nm)                  45      75      100
  ------------------------------- ------- ------- --------
  *μ*~lin~ (cm^2^∙V^−1^∙s^−1^)    28.76   33.27   46.36
  *μ*~sat~ (cm^2^∙V^−1^∙s^−1^)    35.23   46.90   130.10
  *V*~ON~ at *I*~DS~ = 1 nA (V)   1.19    0.43    −0.33
  Hysteresis Δ*V*~H~ (V)          0.22    0.07    −6.38
  Subthreshold swing (mV/dec.)    169     130     88
